

# 20A Synchronous Buck Regulator with PMBus Interface

## DESCRIPTION

The ES5325 is an easy-to-use, fully integrated and highly efficient switching mode DC/DC Regulator with PMBus compliant serial interface. Operating over a wide input range of 4.5V to 17V, the ES5325 support up to 20A of output current per phase with an accurate 0.5V reference and excellent load and line regulation.

The ES5325 features remote configurability and telemetry-monitoring of power management parameters over PMBus interface. It supports differential remote sensing amplifier, multi-phase parallel with accurate current sharing, external frequency synchronization and output voltage tracking for rail sequencing.

Fault protection includes overvoltage, overcurrent and overtemperature protection. The ES5325 is offered in a high density and thermally enhanced 5mm×6mm×1.4mm LQFN package with RoHS compliant terminal finish.

## APPLICATIONS

- CPU and Memory Voltage Regulators
- High-Current Utility Rails in Server System
- Communications Infrastructure Equipment


## FEATURES

- Wide Input Voltage Range: 4.5V to 17V
- Wide Output Voltage Range: 0.5V to 5.5V
- 20A Output Current Capability
- PMBus Compliant Serial Interface
  - Telemetry Read-Back:  $V_{IN}$ ,  $V_{OUT}$ , Temperature
  - Program  $V_{OUT}$ , OV/OC/OT Warning
- Overcurrent Protection
- Programmable Soft-Start with Output Pre-Biased Function
- Input Overvoltage Lockout (OVLO) Protection
- Differential Remote Sensing Amplifiers
- Power Good Indicator
- Thermal Shutdown for Overtemperature Protection
- 5mm × 6mm × 1.4mm LQFN Package


| PART NUMBER | OUTPUT VOLTAGE | OUTPUT CURRENT | PACKAGE                                   |
|-------------|----------------|----------------|-------------------------------------------|
| ES5340      | 0.5V-2V        | 40A            | 37-LEAD<br>5mm×6mm×<br>1.4mm LQFN Package |
| ES5335      | 0.5V-3.6V      | 30A            |                                           |
| ES5325      | 0.5V-5.5V      | 20A            |                                           |

## TYPICAL APPLICATION

8V to 17V Input, Single 20A Outputs DC/DC Regulator




Efficiency at 5V Output Voltage



## PIN CONFIGURATION AND FUNCTIONS

TOP VIEW



$T_{JMAX} = 125^{\circ}\text{C}$ , Weight = 0.107g

| PIN# | PIN Name  | PIN Description                                                                                                                                                                |
|------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1    | COMP      | Current Control Threshold and Error Amplifier Compensation Pin. The current comparators' threshold increases with this pin.                                                    |
| 2    | PG        | Output Voltage Power Good Indicator. Open drain logic output that is pulled to ground when either output voltage is not within $\pm 10\%$ of the regulation point.             |
| 3    | $SV_{IN}$ | Input Voltage For an Internal LDO. A $4.7\mu\text{F}$ capacitor should be connected between this pin and PGND.                                                                 |
| 4    | $V_{INT}$ | Internal 5V LDO Output. The control circuits are biased from this voltage. Decouple this pin to PGND with a minimum of $4.7\mu\text{F}$ low ESR ceramic or tantalum capacitor. |
| 5    | $V_{DRV}$ | The Gate Driver Power Supply Pin. Decouple this pin to PGND with a minimum of $1\mu\text{F}$ capacitor.                                                                        |

| PIN#     | PIN Name           | PIN Description                                                                                                                                                                                                                                                                                                                                                                                 |
|----------|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 6        | SYNC               | Switching Frequency Synchronization Pin. It can be programmed as SYNC IN or SYNC OUT by the SYNC_CFG pin. Do not float the SYNC pin when set to SYNC IN.                                                                                                                                                                                                                                        |
| 7-10, 19 | PGND               | Power Ground Pins.                                                                                                                                                                                                                                                                                                                                                                              |
| 11-18    | SW                 | Inductor Pins. Connect these pins to the switching node of inductor.                                                                                                                                                                                                                                                                                                                            |
| 20-24    | V <sub>IN</sub>    | Main Input Supply Pins. Decouple these pins to PGND with capacitors.                                                                                                                                                                                                                                                                                                                            |
| 25       | PHASE              | Internal Connection to the High-side MOSFET Source Pin. For Bootstrap capacitor connection only.                                                                                                                                                                                                                                                                                                |
| 26       | BOOST              | Bootstrap Pin. Supply high side gate driver.                                                                                                                                                                                                                                                                                                                                                    |
| 27       | EN                 | Enable Pins. Pull low below 1.16V to disable the device and pull high above 1.22V to enable this device. There is a 1μA pull-up current for this pin. Once the EN pin rises above 1.22V, an additional 1μA pull-up current is added to the pin.                                                                                                                                                 |
| 28       | FB                 | The Negative Input of the Error Amplifier for Channel. Internally, These pins are connected to V <sub>OSNSP</sub> with a 60.4kΩ precision resistor. Different output voltages can be programmed with an additional resistor between FB and AGND pins. In multi-phase operation, tying the FB pins together allows for parallel operation. See the Applications Information section for details. |
| 29       | ADDR               | PMBus Address Select Pin. A resistor between AGND to this pin to set the 4 LSB PMBus address.                                                                                                                                                                                                                                                                                                   |
| 30       | V <sub>OSNSP</sub> | Positive Output Voltage Sense Input. Connect this pin to the positive side of the output voltage sense point                                                                                                                                                                                                                                                                                    |
| 31       | V <sub>OSNSN</sub> | Negative Inputs of Remote Sensing Amplifiers. Connect this pin directly to the negative side of the output voltage sense point.                                                                                                                                                                                                                                                                 |
| 32       | AGND               | Analog Ground Pin.                                                                                                                                                                                                                                                                                                                                                                              |
| 33       | SDA                | Serial Bus Data Input and Open-Drain Output. A pull-up resistor is required in the application.                                                                                                                                                                                                                                                                                                 |
| 34       | SCL                | Serial Bus Clock Pin.                                                                                                                                                                                                                                                                                                                                                                           |
| 35       | ALERT              | PMBus Alert Pin. A pull-up resistor is required for this open drain output pin.                                                                                                                                                                                                                                                                                                                 |
| 36       | SS                 | External Soft-Start Voltage Pins. There is a 1μA pull-up current for this pin. Soft-start time can be adjusted by adding an appropriate external capacitor between this pin and AGND.                                                                                                                                                                                                           |
| 37       | SYNC_CFG           | SYNC Configuration Pin. When the SYNC_CFG pin is floating, the SYNC pin is programmed as SYNC IN; when the SYNC_CFG pin is tied to AGND, the SYNC pin is programmed as SYNC OUT.                                                                                                                                                                                                                |

## ORDER INFORMATION

| PART NUMBER    | FINISH   | MARKING | PACKAGE TYPE | PACKING MATERIAL | MSL | TEMPERATURE RANGE |
|----------------|----------|---------|--------------|------------------|-----|-------------------|
| ES5325IW#PBF   | Au(RoHS) | 5325    | LQFN         | TRAY             | 3   | -40°C to 125°C    |
| ES5325IW#TRPBF | Au(RoHS) | 5325    | LQFN         | TAPE&REEL        | 3   | -40°C to 125°C    |

## ABSOLUTE MAXIMUM RATINGS (Note 1)

|                                                                            | MIN   | TYP | MAX        | UNITS |
|----------------------------------------------------------------------------|-------|-----|------------|-------|
| <b>Terminal Voltage</b>                                                    |       |     |            |       |
| $SV_{IN}, V_{IN}$                                                          | 4.5   |     | 24         | V     |
| BOOST                                                                      | -0.3  |     | $V_{IN}+6$ | V     |
| SW, PHASE                                                                  | GND-5 |     | $V_{IN}$   | V     |
| $V_{INT}, V_{DRV}, EN, ALERT, V_{OSNSP}$                                   | -0.3  |     | 6          | V     |
| $V_{OSNSN}, SS, FB, COMP, SYNC\_CFG, SYNC, ADDR, SCL, SDA, AGND, PGND, PG$ | -0.3  |     | $V_{INT}$  | V     |
| <b>Temperatures</b>                                                        |       |     |            |       |
| Junction Temperature (Note 2)                                              | -40   |     | 150        | °C    |
| Storage Temperature Range                                                  | -65   |     | 150        | °C    |
| Peak Solder Reflow Package Body Temperature                                |       | 260 |            | °C    |

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Electrical Characteristics. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** Operating at junction temperatures greater than 125°C, although possible, degrades the lifetime of the device.

## ESD RATINGS

|                            | VALUE | UNIT |
|----------------------------|-------|------|
| HBM (Human Body Model)     | 2     | kV   |
| CDM (Charged Device Model) | 1     | kV   |

**Note:** JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

## ELECTRICAL CHARACTERISTICS

The **Y** denotes the specifications which apply  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  Full Temperature Range (FTR) (Note 3). Typical values are at  $T_J = 25^{\circ}\text{C}$ .  $V_{IN} = SV_{IN} = 12\text{V}$ ,  $V_{INT} = V_{DRV} = 5\text{V}$  unless otherwise specified. The values are guaranteed by test, design or statistical correlation.

| PARAMETER                               | SYMBOL                               | CONDITIONS                                                                                     | MIN         | TYP         | MAX         | UNITS    | FTR    |
|-----------------------------------------|--------------------------------------|------------------------------------------------------------------------------------------------|-------------|-------------|-------------|----------|--------|
| Input DC Voltage                        | $V_{IN}, SV_{IN}$                    |                                                                                                | 4.5         |             | 17          | V        | Y      |
| $V_{DRV}$ UVLO Rising Threshold         | $V_{VDRV, UVLO}$                     |                                                                                                | 3.7         | 3.85        | 4.1         | V        |        |
| $V_{DRV}$ UVLO Hysteresis               | $V_{VDRV, HYS}$                      |                                                                                                |             | 0.4         |             | V        |        |
| $R_{DS(ON)}$                            | $R_{DS(ON)_TOP}$<br>$R_{DS(ON)_BOT}$ | (Note 5)<br>(Note 5)                                                                           |             | 3.4<br>1    |             | mΩ<br>mΩ |        |
| Dead-Time                               | $T_{DEAD}$                           | SW Rising (Note 4)                                                                             |             | 1           |             | ns       |        |
| SW Bleeding Resistor                    | $R_{SW}$                             |                                                                                                |             | 0.3         |             | kΩ       |        |
| Regulated Feedback Voltage              | $V_{FB}$                             |                                                                                                | 495         | 500         | 505         | mV       | Y      |
| Resistor Between $V_{OSNSP}$ and FB Pin | $R_{FB}$                             |                                                                                                | 59.80       | 60.40       | 60.75       | kΩ       |        |
| Feedback Current                        | $I_{FB}$                             | (Note 5)                                                                                       | -60         |             | 60          | nA       |        |
| Reference Voltage Line Regulation       | $V_{REFLINEREG}$                     | $SV_{IN} = 4.5\text{V}$ to $17\text{V}$ (Note 5)                                               |             | 0.002       | 0.005       | %/V      |        |
| Output Voltage Load Regulation          | $V_{LOADREG}$                        | Measured in Servo Loop<br>$\Delta_{COMP}$ Voltage = $1.2\text{V}$ to $1.7\text{V}$<br>(Note 5) |             | 0.01        | 0.1         | %        |        |
| Transconductance Amplifier $g_m$        | $g_m$                                | COMP = $1.2\text{V}$ , Sink/Source $5\mu\text{A}$<br>(Note 5)                                  |             | 2           |             | mmho     |        |
| Feedback Overvoltage Lockout            | $V_{OVLK}$                           | Measured at FB                                                                                 | 0.53        | 0.55        | 0.57        | V        | Y      |
| $V_{OSNSP}$ Input Impedance             | $R_{VOSNSP}$                         | $V_{EN} = 5\text{V}$ (Note 5)                                                                  |             | 96          |             | kΩ       |        |
| $SV_{IN}$ Quiescent Current             | $I_{Q\_SVIN}$                        | $V_{EN} = 0\text{V}$<br>$V_{EN} = 5\text{V}$                                                   |             | 6<br>8      |             | mA<br>mA |        |
| EN Rising Threshold                     | $V_{EN\_R}$                          |                                                                                                | 1.18        | 1.22        | 1.26        | V        |        |
| EN Threshold Hysteresis                 | $V_{EN\_HYS}$                        |                                                                                                |             | 60          |             | mV       |        |
| SS Charge Current                       | $I_{SS}$                             | $V_{SS} = 0\text{V}$                                                                           | 0.8         | 1           | 1.2         | μA       | Y      |
| Current DAC Accuracy                    | $I_{DAC1, 2}$                        | $VOUT\_COMMAND=0x007F$<br>$VOUT\_COMMAND=0x0080$                                               | 62.5<br>-65 | 63.5<br>-64 | 64.5<br>-63 | μA<br>μA | Y<br>Y |
| Current DAC LSB                         |                                      |                                                                                                |             | 0.5         |             | μA       |        |
| $V_{INT}$ Regulator Output Voltage      | $V_{INT}$                            | $I_{VINT} = 0\text{mA}$                                                                        |             | 5.0         |             | V        |        |
| Output Current Limit                    | $I_{OUT\_PK}$                        | (Note 4)                                                                                       | 23          |             |             | A        |        |

| PARAMETER                                  | SYMBOL                   | CONDITIONS                                                                   | MIN | TYP       | MAX  | UNITS  | FTR |
|--------------------------------------------|--------------------------|------------------------------------------------------------------------------|-----|-----------|------|--------|-----|
| V <sub>INT</sub> Load Regulation           | V <sub>INT_REG</sub>     | I <sub>VINT</sub> = 20mA                                                     |     | 0.5       | 2    | %      |     |
| V <sub>INT</sub> UVLO Rising Threshold     | V <sub>VINT, UVLOR</sub> |                                                                              | 3.9 | 4.1       | 4.3  | V      |     |
| V <sub>INT</sub> ULVO Falling Threshold    | V <sub>VINT, UVLOF</sub> |                                                                              |     | 3.8       |      | V      |     |
| Power Good Threshold                       | V <sub>PG</sub>          | FB with Respect to Set<br>Output Voltage<br>FB Ramping Down<br>FB Ramping Up |     | -10<br>10 |      | %<br>% |     |
| PG Pin Leakage Current                     | I <sub>PG</sub>          | V <sub>PG</sub> = 5V                                                         | -2  |           | 2    | μA     | Y   |
| Power Good Delay                           | t <sub>PG_F</sub>        | High to low (Note 5)                                                         |     | 60        |      | μs     |     |
| <b>SWITCHING FREQUENCY AND PLL</b>         |                          |                                                                              |     |           |      |        |     |
| Switching Frequency                        | F <sub>S</sub>           |                                                                              |     | 600       |      | kHz    |     |
| CH0 to SYNC Phase Relationship,<br>SYNC IN |                          |                                                                              |     | 90        |      | Deg    |     |
| Synchronizable Frequency Range             |                          | SYNC Pin = External Clock                                                    | 200 |           | 1300 | kHz    |     |
| SYNC Pin High Level                        |                          | SYNC_CFG Pin = 5V                                                            | 2.2 |           |      | V      |     |
| SYNC Pin Low Level                         |                          | SYNC_CFG Pin = 5V                                                            |     |           | 0.5  | V      |     |
| <b>ADC READBACK</b>                        |                          |                                                                              |     |           |      |        |     |
| SV <sub>IN</sub> Readback LSB              | V <sub>INLSB</sub>       |                                                                              |     | 8         |      | mV     |     |
| SV <sub>IN</sub> Readback Range            | V <sub>INRG</sub>        |                                                                              |     | 17        |      | V      |     |
| SV <sub>IN</sub> Readback Accuracy         | V <sub>INACC</sub>       |                                                                              | -2  |           | +2   | %      | Y   |
| V <sub>OUT</sub> Readback LSB              | V <sub>OUTLSB</sub>      |                                                                              |     | 1         |      | mV     |     |
| V <sub>OUT</sub> Readback Range            | V <sub>OUTRG</sub>       |                                                                              |     | 2         |      | V      |     |
| V <sub>OUT</sub> Readback Accuracy         | V <sub>OUTACC</sub>      |                                                                              | -2  |           | +2   | %      | Y   |
| Output Current Readback Accuracy           | I <sub>OUTACC</sub>      | I <sub>OUT</sub> = 10A                                                       |     | 10        |      | A      |     |
| <b>PMBUS DC CHARACTERISTICS</b>            |                          |                                                                              |     |           |      |        |     |
| SCL, SDA Logic High Voltage                | V <sub>IH, PMBUS</sub>   |                                                                              | 1.4 |           |      | V      |     |
| SCL, SDA Logic Low Voltage                 | V <sub>IL, PMBUS</sub>   |                                                                              |     |           | 0.4  | V      |     |
| Leakage Current SCL, SDA,<br>ALERTB        |                          |                                                                              | -2  |           | 2    | μA     |     |
| SDA Pull Down Resistance                   | R <sub>SDA</sub>         |                                                                              |     | 55        | 150  | Ω      |     |
| ALERTB Pull Down Resistance                | R <sub>ALERTB</sub>      |                                                                              |     | 75        | 200  | Ω      |     |

| PARAMETER                           | SYMBOL     | CONDITIONS                       | MIN | TYP | MAX  | UNITS   | FTR |
|-------------------------------------|------------|----------------------------------|-----|-----|------|---------|-----|
| <b>PMBUS TIMING CHARACTERISTICS</b> |            |                                  |     |     |      |         |     |
| PMBus Operating Frequency           | $f_{SCL}$  |                                  | 10  |     | 1000 | kHz     |     |
| Bus Free Time                       | $t_{BFT}$  | Between Stop and Start Condition | 1.3 |     |      | $\mu s$ |     |
| Hold Time                           | $t_{HT}$   |                                  | 0.6 |     |      | $\mu s$ |     |
| Repeated Start Condition Setup Time |            |                                  | 0.6 |     |      | $\mu s$ |     |
| Stop Condition Setup Time           |            |                                  | 0.6 |     |      | $\mu s$ |     |
| Data Hold Time                      | $t_{DH}$   |                                  | 0.3 |     |      | $\mu s$ |     |
| Data Setup Time                     | $t_{DS}$   |                                  | 0.1 |     |      | $\mu s$ |     |
| Clock Low Period                    | $t_{LOW}$  |                                  | 1.3 |     |      | $\mu s$ |     |
| Clock High Period                   | $t_{HIGH}$ |                                  | 0.6 |     |      | $\mu s$ |     |

**Note 3:** The ES5325 is tested under pulsed load conditions such that  $T_J \approx T_A$ . The ES5325I is guaranteed over the full  $-40^{\circ}C$  to  $125^{\circ}C$  internal operating temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.

**Note 4:** Guaranteed by design and characterization, not tested in production.

**Note 5:** These parameters are tested at wafer sort.

## BLOCK DIAGRAM





Figure 1 Simplified ES5325 Internal Function Block Diagram


## TYPICAL PERFORMANCE CHARACTERISTICS

Efficiency vs Load Current From 5V Input




$L=0.47\mu H$ ,  $F_s=600kHz$

Efficiency vs Load Current From 12V Input




$L=0.47\mu H$ ,  $F_s=600kHz$

Efficiency vs Load Current From 16V Input




$L=0.47\mu H$ ,  $F_s=600kHz$


SS Pin Pull-Up Current vs Temperature




EN Pin Threshold vs Temperature




Regulated Feedback Voltage vs Temperature




### Oscillator Frequency vs Temperature




### UVLO vs Temperature




### Quiescent Current vs Temperature




### Shutdown Current vs Temperature




### RT Pin Current vs Temperature



### Output Program via PMBus Interface




## Start-up into a Prebiased Output




$V_{IN}=12V$ ,  
 $V_{OUT}=1.8V$

## 64-Cycle Overcurrent Counter to Hiccup



$V_{IN}=12V$ ,  $V_{OUT}=5V$

## Load Step (FCCM)



$V_{IN}=12V$ ,  $V_{OUT}=5V$ ,  $F_S=600kHz$   
0A to 10A LOAD STEP  
 $C_{OUT}=4\times 100\mu F$  CERAMIC CAP +  $47\mu F$  CERAMIC CAP +  
 $2\times 220\mu F$  POSCAP

## DETAILED DESCRIPTION

### GENERAL FEATURES

The ES5325 is an easy-to-use, fully integrated and highly efficient DC/DC Regulator with PMBus compliant serial interface. It achieves 20A of continuous output current over a wide input range from 4.5V to 17V.

It uses peak current mode control architecture for easy loop compensation, excellent line and load regulation, and flexible phase extension.

Adaptive dead-time control and driver's UVLO allow system optimization for high efficiency and reliability.

### ENABLE CONTROL

The ES5325 has precision enable control inputs. When channel EN pin voltage is greater than 1.22V, that channel is enabled. If the EN pin is pulled below 1.16V, that channel is disabled.

The EN pin can also be left floating. The EN pin has a 1μA pull-up current source that increases to 2μA during ramp-up. Please note that the EN pin has an ABSMAX voltage of 6V. The PMBus interface is still active when both EN pins are low which means users can program the device and readback the internal register values.

### CONTROL LOOP

The ES5325 uses the output voltage information and the inductor current information to regulate the output voltage. The output voltage is differentially sensed by the FB and  $V_{OSNSP}$  pins. The sensed signal is compared with internal 0.5V reference and the voltage difference is amplified by a transconductance amplifier to the COMP pin. The COMP pin indicates the target peak inductor current. If the output voltage decreases, the ES5325 increases the target inductor peak current to raise the output voltage; if the output rises, the ES5325 decreases the target peak inductor current to reduce the output voltage.

At the beginning of each clock cycle, the high-side power MOSFET is turned on. When the inductor current reaches the peak current value set by the COMP pin, the high-side power MOSFET is turned off; the low-side power MOSFET is turned on. The high-side power MOSFET is turned on again at the beginning of next clock cycle. The Regulator regulates the output voltage by repeating this operation.

### $V_{INT}/V_{DRV}$ UVLO

The ES5325 integrates one high performance, low dropout linear 5V  $V_{INT}$  regulator, which powers most blocks. The input voltage  $SV_{IN}$  can be high up to 16V. Connect a minimum 4.7μF low ESR ceramic capacitor from the output  $V_{INT}$  to GND. When the  $V_{INT}$  voltage is lower than the UVLO falling threshold of 3.8V, the ES5325 stops switching. It resumes switching after the  $V_{INT}$  voltage is higher than 4.1V.

When the  $V_{DRV}$  voltage is lower than the UVLO falling threshold of 3.45V, the ES5325 stops switching. It resumes switching after both the  $V_{DRV}$  voltage are higher than 3.85V.

**Don't apply more than 6V to the  $V_{DRV}$  pin.**

### START-UP

The ES5325 incorporates an external SS pin to smoothly ramp up the output to the desired voltage when the device is enabled. During start-up, an internal 1μA current source begins charging up the soft-start capacitor connected to the SS pin. The voltage error amplifier reference voltage is clamped to the voltage on the SS pin when the SS pin voltage is less than 0.5V. Therefore, the output voltage rises from 0V to regulation. The SS pin can also be used for tracking.

The soft start time can be calculated based on the function below:

$$t_{ss} = \frac{0.5V \cdot C_{ss}(\mu F)}{1\mu A}$$

When the soft-start time set by the external capacitor is less than 1ms, an internal soft-start circuit of 1ms takes over the soft-start.

If the output is pre-biased to a certain voltage before start-up, the ES5325 disables the switching of both the high-side and low-side power MOSFETs until the voltage on the SS pin exceeds the sensed voltage by the FB and  $V_{OSNSN}$  pins.

### OPERATION MODE

By default, the ES5325 operates in Continuous Conduction Mode (CCM). In CCM, low-side power MOSFET resumes switching neglecting zero load current condition.

If channel's DCM bit in the MFR\_SETTNG command is set to be 1, the channel operates in DCM. In DCM, the low-side power MOSFET turns off when the load current

ramps to near zero, preventing recirculation current that can seriously reduce efficiency under light load condition.

When the SS pin is below 0.15V, the ES5325 always operates in DCM.

## DIFFERENTIAL OUTPUT VOLTAGE REMOTE SENSING

The ES5325 supports differential remote output voltage sense function. The dedicated  $V_{OSNSN}$  pin helps provide the remote GND voltage sense, cooperating with remote output feedback voltage sense pin FB. Differential output voltage remote sensing allows for more accurate output regulation in high power distributed systems which have large line losses.

## INITIAL OUTPUT VOLTAGE SET METHOD


The PWM controller has an internal 0.5V reference voltage. As shown in the Block Diagram, a 60.4k $\Omega$  accuracy internal feedback resistor connects from the  $V_{OSNSP}$  pin to the FB pin.

Adding a resistor  $R_{FB}$  from FB to  $V_{OSNSN}$  set the initial output voltage as following equation:

$$V_{Initial} = 0.5V \cdot \frac{60.4k\Omega + R_{FB}}{R_{FB}}$$

**Table 1 FB Resistor Table vs Various Output Voltages**

| $V_{OUT}(V)$      | 0.5  | 1.0  | 1.2  | 1.5  | 1.8  | 3.3  | 5    |
|-------------------|------|------|------|------|------|------|------|
| $R_{FB}(k\Omega)$ | OPEN | 60.4 | 43.2 | 30.1 | 23.2 | 10.7 | 6.65 |




**Figure 2 Output Voltage Programming Diagram**

## OUTPUT VOLTAGE DIGITAL PROGRAMMING

Post start-up, each channel output voltage can be digitally programmed by the user at any time with a write to PMBus VOUT\_COMMAND. By writing to the

VOUT\_COMMAND register, the built-in programmable current DAC, which has a full range of  $\pm 64\mu A$  with a minimum adjustable step of 0.5 $\mu A$ , will inject or source current to or from the FB pin to adjust the output voltage on the fly. See Figure 3.



**Figure 3 Output Voltage Digital Programming with Internal Top Feedback Resistor**

The adjusted output voltage can be calculated as:


$$V_{OUT} = V_{Initial} - I_{DAC\_Total} \cdot R_{TOP\_INT}$$

Where the  $V_{Initial}$  is the initial output voltage set by the feedback resistor  $R_{FB}$  and  $R_{TOP\_INT}$ .  $I_{DAC}$  is the built-in DAC current commanded by VOUT\_COMMAND, See Table 2. The  $R_{TOP\_INT}$  is the built-in 60.4k $\Omega$  internal top feedback resistor between the  $V_{OSNSP}$  and FB pins. By solving the equation above, it is easy to get the LSB of output voltage adjustment is 30.2mV per step while using the built-in internal top feedback resistor.

**Table 2 VOUT\_COMMAND Command Setting vs  $I_{DAC}$  Current**

| BIT | VALUE | $I_{DAC}$ Current |
|-----|-------|-------------------|
| 7   | 0     | 0                 |
|     | 1     | -64 $\mu A$       |
| 6   | 0     | 0                 |
|     | 1     | 32 $\mu A$        |
| 5   | 0     | 0                 |
|     | 1     | 16 $\mu A$        |
| 4   | 0     | 0                 |
|     | 1     | 8 $\mu A$         |
| 3   | 0     | 0                 |
|     | 1     | 4 $\mu A$         |
| 2   | 0     | 0                 |
|     | 1     | 2 $\mu A$         |
| 1   | 0     | 0                 |
|     | 1     | 1 $\mu A$         |
| 0   | 0     | 0                 |
|     | 1     | 0.5 $\mu A$       |

If the 30.2mV per step adjustment does not satisfy the accuracy of the specific application, per step voltage can be reduced by using an external top feedback resistor  $R_{TOP\_EXT}$  in parallel with the internal  $R_{TOP\_INT}$  which is 60.4kΩ. See Figure 4.



**Figure 4 Output Voltage Digital Programming with External Top Feedback Resistor**

By doing this, the initial output voltage can be set as:

$$V_{Initial} = 0.5V \cdot \frac{R_{TOP\_INT} // R_{TOP\_EXT} + R_{FB}}{R_{FB}}$$

And the output voltage can be digital programmed as:

$$V_{OUT} = V_{Initial} - I_{DAC\_Total} \cdot (R_{TOP\_INT} // R_{TOP\_EXT})$$

with a minimum programmable step of:

$$0.5\mu A \cdot (R_{TOP\_INT} // R_{TOP\_EXT})$$

## OUTPUT VOLTAGE RAMPING

The output ramping speed can be programmed by MFR\_VOUT\_SLEW\_RATE command. This one-byte register config the ramping time delay by setting the switching clock cycles between the output voltage minimum adjustable steps, which is  $0.5\mu A \times R_A$  explained in last section. See Table 3 for MFR\_VOUT\_SLEW\_RATE command setting vs ramping switching clock cycles. The default value for this command is 0x00.

**Table 3 MFR\_VOUT\_SLEW\_RATE command setting vs Switching Clock Cycles**

| [3:0] | Switching Clock | [3:0] | Switching Clock |
|-------|-----------------|-------|-----------------|
| 0000  | 1024            | 1000  | 256             |
| 0001  | 2               | 1001  | 1024            |
| 0010  | 4               | 1010  | 2048            |
| 0011  | 8               | 1011  | 4096            |
| 0100  | 16              | 1100  | 4096            |
| 0101  | 32              | 1101  | 4096            |
| 0110  | 64              | 1110  | 4096            |
| 0111  | 128             | 1111  | 4096            |

## POWER GOOD INDICATOR

The PG pin is an open drain power good indicator controlled by a windows comparator. If the regulated feedback voltage (FB- $V_{OSNSN}$ ) is within the  $\pm 10\%$  window of 500mV reference voltage, the PG pin will be high impedance. The PG pin should be connected to  $V_{INT}$  or another voltage source through a typical 10kΩ ~100 kΩ resistor.

When the regulated feedback voltage leaves the  $\pm 10\%$  window of 500mV reference voltage, the PG pin will be pulled low after a 60μs deglitch filter.

## OVER VOLTAGE PROTECTION

The ES5325 features output over voltage protection. If the sensed feedback voltage is higher than 550mV, the low-side Power MOSFET will keep on until the sensed feedback voltage drops back to the  $\pm 10\%$  window of 500mV reference voltage.

## OVER CURRENT PROTECTION (HICCUP MODE)

The ES5325 continuously monitors the inductor current. When an overcurrent fault is detected for 64 consecutive clock cycles, the Regulator turns off both the high-side and low side power MOSFET, resets the soft-start capacitor and waits for 32768 clock cycles before attempting to start-up again.

## OVER TEMPERATURE PROTECTION

When the ES5325 die temperature reaches 160°C, the switching stops and both SS pins are pulled to ground. The ES5325 goes back switching after the die temperature reduces to be less than 140°C.

## TRANSIENT IMPROVEMENT OPERATION

ES5325 features a proprietary transient improvement function. When the ENFAST Bit in MFR\_SETTING command is set, the load transient improvement feature is enabled. During a large step-down load transient, the ES5325 will increase the switching frequency for several clock cycles to reduce the output voltage drop.

## MULTIPHASE OPERATION

For outputs requiring more than 20A load current, multiple ES5325 devices can be paralleled to provide it. Increase output current without increasing input and

output voltage ripple.

The ES5325 can be configured for single-output multiphase operation with the following connections: Connect the EN, COMP, SS, FB, SYNC pins of the parallel channel together. Program one ES5325 as a SYNC output, all other ES5325 as SYNC inputs. (SYNC INPUT has a 90° phase difference from SYNC OUTPUT) Figure 5 shows a 2-phase design.




Figure 5 2-Phase Design

PMBUS INTERFACE

PMBus is a two-wire serial interface which is used for

communication between ICs and systems. The bus consists of a clock line (SCL) and a data line (SDA). A PMBus master controls the bus by generating the SCL signal and controlling the data transfer. The ES5325 works as PMBus slave to support the data transfer.

PMBUS TRANSFER FORMAT

The Figure 6 shows the timing relationship of the signal of the bus.

The PMBus master transmits a START condition to begin the communication. The START signal is generated by transitioning SDA from high to low while keeping SCL high. Once the data transfer finishes, the master transmits a STOP signal to end the communication. The STOP signal is transmitted by master by pulling SDA from low to high while the SCL is high. The PMBus Write and Read command format is shown in Figure 7.





Figure 6 PMBus Timing Diagram



- SStart Condition
- SrRepeated Start Condition
- RdRead(BIT VALUE = 1)
- WrWrite(BIT VALUE =0)
- AAcknowledge(This BIT = 0 for an ACK or 1 for a NACK)
- PStop Condition
- Slave to Master
- Master to Slave




Figure 7 Write and Read Protocol

PMBUS ADDRESS

The ES5325 offers three different type PMBus addressing: global, device, and rail.

Global addressing allows the PMBus master to address all ES5325 devices on the bus. Global address cannot be disabled. There are two global address. One ES5325 global address is fixed 0x7A (7 bit). Commands sent to this global address act the same as Page is set to 0xFF. The other global address 0x7B (7 bit) is paged and allows channel specific command. Reading from global address is strongly discouraged.

Device addressing is the standard addressing method. In ES5325, the device address is set by the of the ADDR as shown in Table 4. A Device addressing is stored at MFR\_ADDRESS register.

Table 4 PMBus Address Setting

| Resistor (kΩ) | ADDR Pin       |
|---------------|----------------|
|               | Device Address |
| 0             | 0000000        |
| 1.02          | 0000001        |
| 2.21          | 0000010        |
| 3.57          | 0000011        |

| Resistor (kΩ) | ADDR Pin       |
|---------------|----------------|
|               | Device Address |
| 5.23          | 0000100        |
| 7.15          | 0000101        |
| 9.53          | 0000110        |
| 12.4          | 0000111        |
| 16.2          | 0001000        |
| 21.5          | 0001001        |
| 28.7          | 0001010        |
| 39.2          | 0001011        |
| 57.6          | 0001100        |
| 93.1          | 0001101        |
| 200           | 0001110        |
| Open          | 0001111        |

Rail addressing allows the PMBus master to simultaneously communicate with all channels in multi-phase system. The rail address can be assigned with the paged MFR\_RAIL\_ADDRESS command. Reading from rail address is strongly discouraged.

## PMBUS COMMAND DETAILS

**Table 5 PMBus Command Summary**

| CMD CODE | COMMAND NAME           | TYPE      | DEFAULT | UNITS | DESCRIPTION                                              |
|----------|------------------------|-----------|---------|-------|----------------------------------------------------------|
| 01h      | OPERATION              | R/W Byte  | 0x80    |       | Turn the unit on and off in conjunction with the EN pin. |
| 03h      | CLEAR_FAULTS           | Send Byte |         |       | Clear any fault bits that have been set.                 |
| 20h      | VOUT_MODE              | R Byte    | 0x40    |       | Output voltage format.                                   |
| 21h      | VOUT_COMMAND           | R/W Word  | 0x0000  |       | Adjust the output voltage.                               |
| 24h      | VOUT_MARGIN_HIGH       | R/W Word  | 0x0000  |       | Adjust the output voltage.                               |
| 25h      | VOUT_MARGIN_LOW        | R/W Word  | 0x0000  |       | Adjust the output voltage.                               |
| 42h      | VOUT_OV_WARN_LIMIT     | R/W Word  | 0x1388  | 1mV   | Output overvoltage warning limit.                        |
| 4Ah      | IOUT_OC_WARN_LIMIT     | R/W Word  | 0x0600  | 31    | Output overcurrent warning limit.                        |
| 51h      | OT_WARN_LIMIT          | R/W Word  | 0x0091  | 1°C   | Output overtemperature warning limit.                    |
| 57h      | VIN_OV_WARN_LIMIT      | R/W Word  | 0x1480  | 8mV   | Input overvoltage warning limit.                         |
| 78h      | STATUS_BYTE            | R Byte    | 0x00    |       | One-byte summary of the unit's fault condition.          |
| 79h      | STATUS_WORD            | R Word    | 0x0000  |       | Two-byte summary of the unit's fault condition.          |
| 88h      | READ_VIN               | R Word    | 0x0000  | 8mV   | Measured $V_{IN}$ voltage.                               |
| 8Bh      | READ_VOUT              | R Word    | 0x0000  | 1mV   | Measured $V_{OUT}$ voltage.                              |
| 8Ch      | READ_IOUT              | R Word    | 0x0000  | 31    | Measured output current.                                 |
| 8Dh      | READ_TEMPERATURE_1     | R Word    | 0x0019  | 1°C   | External sensed temperature.                             |
| 8Eh      | READ_TEMPERATURE_2     | R Word    | 0x0019  | 1°C   | Internal sensed temperature.                             |
| 98h      | PMBUS_REVISION         | R Byte    | 0x33    |       | PMBus revision supported by this device.                 |
| 99h      | MFR_DEVICE_ID          | R Byte    | 0x80    |       | Device ID.                                               |
| 9Ah      | MFR_PIN_SETTING        | R Byte    |         |       | Device ILMT, RT, MODE Pins setting.                      |
| ABh      | MFR_VOUT_PEAK          | R Word    | 0x0000  | 1mV   | Maximum measured value of READ_VOUT.                     |
| B1h      | MFR_IOUT_CAL_GAIN_TC   | R/W Byte  |         |       | Temperature coefficient of the current sensing element.  |
| BBh      | MFR_VIN_PEAK           | R Word    | 0x0000  | 8mV   | Maximum measured value of READ_VIN.                      |
| BCh      | MFR_IOUT_PEAK          | R Word    | 0x0000  | 31    | Maximum measured value of READ_IOUT.                     |
| BDh      | MFR_TEMPERATURE_1_PEAK | R Word    | 0x0019  | 1°C   | Maximum measured value of READ_TEMPERATURE_1.            |
| BEh      | MFR_TEMPERATURE_2_PEAK | R Word    | 0x0019  | 1°C   | Maximum measured value of READ_TEMPERATURE_2.            |
| BFh      | MFR_CLEAR_PEAKS        | Send Byte |         |       | Clears all peak values.                                  |
| C7h      | MFR_VOUT_SLEW_RATE     | R/W Byte  | 0x00    |       | Output voltage adjustment slew rate.                     |
| C9h      | MFR_ADDRESS            | R Byte    |         |       | Record the PMBus address set by the ADDR pins.           |
| CAh      | MFR_RAIL_ADDRESS       | R/W Byte  | 0x00    |       | Set the PMBus rail address.                              |
| CBh      | MFR_SETTING            | R/W Byte  | 0x00    |       | Adjust ES5325 Setting (DCM, ENFAST).                     |
| CCh      | MFR_SMBALERT_MASK      | R/W Byte  | 0x00    |       | Blank signal to trigger ALERTB pin.                      |

## OPERATION (01h)

The OPERATION command is used to turn the device output on or off in conjunction with the input from the EN pins. It is also used to set the output voltage to upper or low margin voltages.

The ON bit (BIT[7]) has the same function as the EN pin. The output is on when both the ON bit and the EN pin are high. The ON bit is automatically reset to 1 after an EN pin shutdown, power cycle, or MFR\_RESET command. The default value for OPERATION is 0x80. Writing an unsupported OPERATION value will generate a CML fault and the command will be ignored.

**Table 6. OPERATION command Supported Value**

| Supported Command Value | MEANING       |
|-------------------------|---------------|
| 0x00                    | Immediate off |
| 0x80                    | On            |
| 0xA8                    | Margin high   |
| 0x98                    | Margin low    |

## CLEAR\_FAULTS (03h)

The CLEAR\_FAULTS command is used to clear any fault bits that have been set in the STATUS\_BYTE and STATUS\_WORD Registers. At the same time, the ES5325 releases its ALERTB pin if it is asserted. If the fault is still present when the bit is cleared, the fault bit will remain set and the host notified by asserting the ALERTB pin low.

CLEAR\_FAULTS is a paged command. This write-only command has no data bytes. Issuing a CLEAR\_FAULTS command will not cause the device to restart in the event of a fault turn-off.

## VOUT\_MODE (20h)

The VOUT\_MODE command reads and commands the output voltage. The 3 MSBs determine the data format (only direct format is supported in ES5325), and the other 5 bits represent the exponent used in the output voltage read/write commands. The default value of VOUT\_MODE is 0x40. The VOUT\_MODE is a Read Only command. If a host sends a VOUT\_MODE write command, the ES5325 rejects the VOUT\_MODE command, declare a communication fault (CML) for invalid data.

## VOUT\_COMMAND (21h)

| Command  |  | VOUT_COMMAND |    |    |    |    |    |   |   |                                       |   |   |   |   |   |   |   |
|----------|--|--------------|----|----|----|----|----|---|---|---------------------------------------|---|---|---|---|---|---|---|
| Format   |  | Direct       |    |    |    |    |    |   |   |                                       |   |   |   |   |   |   |   |
| Bit      |  | 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7                                     | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Default  |  | 0            | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0                                     | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function |  | X            |    |    |    |    |    |   |   | $R_A \cdot 0.5\mu\text{A}/\text{LSB}$ |   |   |   |   |   |   |   |

Where  $R_A$  is the resistor between the FB pin and  $V_{\text{OUT}}$ . The VOUT\_COMMAND controls a current DAC value used to adjust the output. The current is injected to the FB pin. The 8 LSB byte is formatted as an 8-bit 2's complement value. Setting BIT[7] to 0 sourcing the current from the IC and BIT[7] to 1 sinks the current to the IC. The bit value and output adjustment are listed below. The default value for this command is 0x0000.

| BIT | VALUE | Function                   |
|-----|-------|----------------------------|
| 7   | 0     | 0                          |
|     | 1     | $-64\mu\text{A} \cdot R_A$ |
| 6   | 0     | 0                          |
|     | 1     | $32\mu\text{A} \cdot R_A$  |
| 5   | 0     | 0                          |
|     | 1     | $16\mu\text{A} \cdot R_A$  |
| 4   | 0     | 0                          |
|     | 1     | $8\mu\text{A} \cdot R_A$   |
| 3   | 0     | 0                          |
|     | 1     | $4\mu\text{A} \cdot R_A$   |
| 2   | 0     | 0                          |
|     | 1     | $2\mu\text{A} \cdot R_A$   |
| 1   | 0     | 0                          |
|     | 1     | $1\mu\text{A} \cdot R_A$   |
| 0   | 0     | 0                          |
|     | 1     | $0.5\mu\text{A} \cdot R_A$ |

## VOUT\_MARGIN\_HIGH (24h)

The VOUT\_MARGIN\_HIGH has the same contents as the VOUT\_COMMAND. When OPERATION=0xA8, the VOUT\_MARGIN\_HIGH command controls the current DAC instead of VOUT\_COMMAND. The default value for this command is 0x0000.

## VOUT\_MARGIN\_LOW (25h)

The VOUT\_MARGIN\_LOW has the same contents as the VOUT\_COMMAND. When OPERATION=0x98, the VOUT\_MARGIN\_LOW command controls the current DAC instead of VOUT\_COMMAND. The default value for this command is 0x0000.

## VOUT\_OV\_WARN\_LIMIT (42h)

The VOUT\_OV\_WARN\_LIMIT command sets the value of the output voltage measured by the ADC that causes an output overvoltage warning. The READ\_VOUT value will be used to determine if this limit has been exceeded. If the sensed voltage exceeds this value, the VOUT bit is set in STATUS\_WORD command, and the ALERTB signal is asserted. This command has two data bytes and is formatted as unsigned binary. The default value for this command is 0x1388 which is 6V.

| Command  |   | VOUT_OV_WARN_LIMIT |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|---|--------------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Format   |   | Unsigned binary    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Bit      |   | 15                 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Default  |   | 0                  | 0  | 0  | 1  | 0  | 0  | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| Function | x | 1mV/LSB            |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

## IOUT\_OC\_WARN\_LIMIT (4Ah)

The IOUT\_OC\_WARN\_LIMIT command sets the value of the output current measured by the ADC that causes an output overcurrent warning. The READ\_IOUT value will be used to determine if this limit has been exceeded. If the sensed current exceeds this value, the IOUT bit is set in STATUS\_WORD command, and the ALERTB signal is asserted. This command has two data bytes and is formatted as unsigned binary. The default value for this command is 0x0600 which is 96A.

| Command  |   | IOUT_OC_WARN_LIMIT |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|---|--------------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Format   |   | Unsigned binary    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Bit      |   | 15                 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Default  |   | 0                  | 0  | 0  | 0  | 0  | 1  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | X | 31mA/LSB           |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

## OT\_WARN\_LIMIT (51h)

The OT\_WARN\_LIMIT command sets the threshold for external temperature measured by the TSNS pin. If the sensed temperature exceeds this value, the OT warning bit is set in STATUS\_BYTE, and the ALERTB signal is asserted. The READ\_TEMPERATURE\_1 value is used to determine if the limit has been exceeded. This command has two data bytes and is formatted as unsigned binary. The default value for this command is 0x0091 which is 145°C.

| Command  |  | OT_WARN_LIMIT   |    |    |    |    |    |   |   |         |   |   |   |   |   |   |   |
|----------|--|-----------------|----|----|----|----|----|---|---|---------|---|---|---|---|---|---|---|
| Format   |  | Unsigned binary |    |    |    |    |    |   |   |         |   |   |   |   |   |   |   |
| Bit      |  | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7       | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Default  |  | 0               | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 1       | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| Function |  | X               |    |    |    |    |    |   |   | 1°C/LSB |   |   |   |   |   |   |   |

## VIN\_OV\_WARN\_LIMIT (57h)

The VIN\_OV\_WARN\_LIMIT command sets the value of the input voltage measured by the ADC that causes an input overvoltage warning. The READ\_VIN value will be used to determine if this limit has been exceeded. If the sensed voltage exceeds this value, the VIN Bit is set in STATUS\_WORD, and the ALERTB signal is asserted. This command has two data bytes and is formatted as unsigned binary. The default value for this command is 0x1480 which is 42V.

| Command  |   | VIN_OV_WARN_LIMIT |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|---|-------------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Format   |   | Unsigned binary   |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Bit      |   | 15                | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Default  |   | 0                 | 0  | 0  | 1  | 0  | 1  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| Function | x | 8mV/LSB           |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

## STATUS\_BYTE (78h)

The STATUS\_BYTE command returns one byte of information with a summary of the most critical faults. The STATUS\_BYTE is a paged register.

| BIT | BIT NAME          | BEHAVIOR | DESCRIPTION                                                                                          |
|-----|-------------------|----------|------------------------------------------------------------------------------------------------------|
| 7   | RESERVED          |          | Always read as 0.                                                                                    |
| 6   | OFF               | Live     | This bit is set if the channel is off, regardless of the reason, including simply the EN pin is low. |
| 5:3 | RESERVED          |          | Always read as 0.                                                                                    |
| 2   | OT                | Live     | A temperature fault or warning has occurred.                                                         |
| 1   | CML               | Latched  | A communication fault has occurred.                                                                  |
| 0   | NONE_OF_THE_ABOVE | Live     | Always read as 0.                                                                                    |

## STATUS\_WORD (79h)

The STATUS\_WORD command returns two-byte of information with a summary of the most critical channel's fault condition. The low byte of the STATUS\_WORD is the same as the STATUS\_BYTE command. The

STATUS\_WORD is a paged command.

| BITS | BIT NAME | BEHAVIOR | DESCRIPTION                                       |
|------|----------|----------|---------------------------------------------------|
| 15   | VOUT     | Live     | An output voltage fault or warning has occurred.  |
| 14   | IOUT     | Live     | An output current fault or warning has occurred.  |
| 13   | VIN      | Live     | An input voltage fault or warning has occurred.   |
| 12   | RESERVED |          | Always read as 0.                                 |
| 11   | PGOODB   | Live     | The Power Good state is false if this bit is set. |
| 10:8 | RESERVED |          | Always read as 0.                                 |

## READ\_VIN (88h)

The READ\_VIN command returns two bytes of data in the direct data format that represent the input voltage. It is formatted as a 14-bit unsigned binary integer scaled 8mV/ bit. READ\_VIN is not a paged register. The READ\_VIN is read only command and the default value is 0x0000.

| Command | READ_VIN |
|---------|----------|
| Format  | Direct   |
| LSB     | 8mV      |
| Default | 0x0000   |

## READ\_VOUT (8Bh)

The READ\_VOUT command returns two bytes of data in the direct data format that represent the output voltage measured between the V<sub>OSNSN</sub> and V<sub>OSNSP</sub> pins. It is formatted as a 14-bit unsigned binary integer scaled 1mV/ bit. READ\_VOUT is a paged register. PAGE register cannot be set to 0x11 for READ\_VOUT command. The READ\_VOUT is read only command and the default value is 0x0000.

| Command | READ_VOUT |
|---------|-----------|
| Format  | Direct    |
| LSB     | 1mV       |
| Default | 0x0000    |

## READ\_IOUT (8Ch)

The READ\_IOUT command returns the 14-bit measured value of the output current. The reading from the Measurement System must be manipulated in order to convert the measured value into the desired value

(IOUT). READ\_IOUT is a paged command.

| Command  | READ_IOUT                             |
|----------|---------------------------------------|
| Format   | Direct, 2's complement                |
| Default  | 0x0000                                |
| Bit      | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
| Function | X 31/LSB                              |

## READ\_TEMPERATURE\_1 (8Dh)

The READ\_TEMPERATURE\_1 command returns 10-bit external sensed temperature, in degrees Celsius. READ\_TEMPERATURE\_1 is a paged command. The default value is 0x0019.

| Command  | READ_TEMPERATURE_1                    |
|----------|---------------------------------------|
| Format   | Direct, 2's complement                |
| Default  | 25°C (0x0019)                         |
| Bit      | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
| Function | X 1°C/LSB                             |

## READ\_TEMPERATURE\_2 (8Eh)

The READ\_TEMPERATURE\_2 command returns 10-bit ES5325 internal sensed temperature, in degrees Celsius. READ\_TEMPERATURE\_2 is not a paged command. The default value is 0x0019.

| Command  | READ_TEMPERATURE_2                    |
|----------|---------------------------------------|
| Format   | Direct, 2's complement                |
| Default  | 25°C (0x0019)                         |
| Bit      | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
| Function | X 1°C/LSB                             |

## PMBUS\_REVISION (98h)

The PMBUS\_REVISION command returns the protocol revision used. Accesses to this command should use the read byte protocol. Bit [7:4] indicates the PMBus revision of specification Part I to which the device is compliant. Bit [3:0] indicates the revision of specification Part II to which the device is compliant.

Bit [7:4] is always read as 4'b0011, specification PMBus Part I Revision 1.3.

Bit [3:0] is always read as 4'b0011, specification PMBus Part II Revision 1.3.

## MFR\_DEVICE\_ID (99h)

The MFR\_DEVICE\_ID command report the device ID which is 0x88 for ES5325. This read only commands has one data byte. It is not a paged command.

## MFR\_PIN\_SETTING (9Ah)

The MFR\_PIN\_SETTING command reports the ILMT, RT pin setting. It is not a paged command. This read only commands has one data byte.

| BIT | VALUE | MEANING                           |
|-----|-------|-----------------------------------|
| 7   | 1     | EN1 pin is logic high             |
| 6   | 1     | EN0 pin is logic high             |
| 5   | 1     | Channel 1 is in forced DCM mode   |
| 4   | 1     | Channel 0 is in forced DCM mode   |
| 3   | 1     | SYNC pin is programmed as SYNC IN |
| 2:0 | 000   | ILMT pin sets VCSMAX to 24mV      |
|     | 001   | ILMT pin set VCSMAX to 12mV       |
|     | 010   | ILMT pin set VCSMAX to 36mV       |
|     | 011   | ILMT pin set VCSMAX to 48mV       |
|     | 100   | ILMT pin set VCSMAX to 60mV       |

## MFR\_IOUT\_CAL\_GAIN\_TC(B1h)

The MFR\_IOUT\_CAL\_GAIN\_TC command allows the user to program the temperature coefficient of the IOUT\_CAL\_GAIN sense resistor or inductor DCR in ppm/°C. It is a paged command. This command has one data byte. The IOUT\_CAL\_GAIN is multiplied by  $[1.0 + \text{MFR\_IOUT\_CAL\_GAIN\_TC} \cdot (\text{READ\_TEMPERATURE\_1} - 25)]$ .

DCR sensing will have a typical value of 3900ppm/°C (0.0039/°C, 0x27). The valid range of the command is between 0x24(0.0036/°C) and 0x2B(0.0043/°C). If a host sends a value out of this range, the ES5325 rejects the command. It is not a paged command.

| Command  |   | MFR_IOUT_CAL_GAIN_TC |   |   |   |   |   |   |  |
|----------|---|----------------------|---|---|---|---|---|---|--|
| Format   |   | Direct, unsigned     |   |   |   |   |   |   |  |
| Default  |   | 0x27                 |   |   |   |   |   |   |  |
| Bit      | 7 | 6                    | 5 | 4 | 3 | 2 | 1 | 0 |  |
| Function | X | 0.0001°C / LSB       |   |   |   |   |   |   |  |

## MFR\_VIN\_PEAK(BBh)

The MFR\_VIN\_PEAK command reports the highest voltage, in volts, reported by the READ\_VIN measurement. To clear the peak value and restart the peak monitor, use the MFR\_CLEAR\_PEAKS command. This command has two data bytes and is formatted as a 14-bit unsigned binary integer scaled 8mV/ bit. The MFR\_VIN\_PEAK is not a paged command.

## MFR\_VOUT\_PEAK(ABh)

The MFR\_VOUT\_PEAK command reports the highest voltage, in volts, reported by the READ\_VOUT measurement. To clear the peak value and restart the peak monitor, use the MFR\_CLEAR\_PEAKS command. This command has two data bytes and is formatted as a 14-bit unsigned binary integer scaled 1mV/ bit. The MFR\_VOUT\_PEAK is a paged command.

## MFR\_IOUT\_PEAK(BCh)

The MFR\_IOUT\_PEAK command reports the highest current, in amperes, reported by the READ\_IOUT measurement. To clear the peak value and restart the peak monitor, use the MFR\_CLEAR\_PEAKS command. This command has two data bytes and is formatted as a 14-bit 2's complement value scaled 31/bit. The MFR\_IOUT\_PEAK is a paged command.

## MFR\_TEMPERATURE\_1\_PEAK(BDh)

The MFR\_TEMPERATURE\_1\_PEAK command reports the highest temperature, in degrees Celsius, reported by the READ\_TEMPERATURE\_1 measurement. Its LSB is 1°C. This command is cleared using the MFR\_CLEAR\_PEAKS command. It is a paged command.

## MFR\_TEMPERATURE\_2\_PEAK(BEh)

The MFR\_TEMPERATURE\_2\_PEAK command reports the highest temperature, in degrees Celsius, reported by the READ\_TEMPERATURE\_2 measurement. Its LSB is 1°C. This command is cleared using the MFR\_CLEAR\_PEAKS command. It is not a paged command.

## MFR\_CLEAR\_PEAKS(BFh)

The MFR\_CLEAR\_PEAKS command clears the MFR\_\*\_PEAK data values and restarts the peak monitor routine. This write-only command requires no data bytes but will accept and ignore up to two bytes. It is not a paged command.

## MFR\_VOUT\_SLEW\_RATE(C7h)

The MFR\_VOUT\_SLEW\_RATE controls the slew rate of current DAC which is used to offset the output. This one-byte command has four valid bits which is shown as below. The default value for this command is 0x00. MFR\_VOUT\_SLEW\_RATE is a paged command.

| [3:0] | Switching Clock | [3:0] | Switching Clock |
|-------|-----------------|-------|-----------------|
| 0000  | 1024            | 1000  | 256             |
| 0001  | 2               | 1001  | 1024            |
| 0010  | 4               | 1010  | 2048            |
| 0011  | 8               | 1011  | 4096            |
| 0100  | 16              | 1100  | 4096            |
| 0101  | 32              | 1101  | 4096            |
| 0110  | 64              | 1110  | 4096            |
| 0111  | 128             | 1111  | 4096            |

### MFR\_ADDRESS (C9h)

The MFR\_ADDRESS command reports the 7-bit PMBus address set by the ADDR1 and ADDR0 pins.

### MFR\_RAIL\_ADDRESS (CAh)

The MFR\_RAIL\_ADDRESS command enables direct device address access to the PAGE activated channel. The value of this command should be common to all devices attached to a single power supply rail. Users should only perform command writes to this address. The MSB (BIT [7]) must be set high to enable communication using the MFR\_RAIL\_ADDRESS address. Setting this command to a value of 0x00 disables rail device addressing for the channel. It is a paged command.

This command has one data byte. Its default value is 0x00.

| BIT | VALUE | MEANING                        |
|-----|-------|--------------------------------|
| 7   | 1     | Enable the MFR_RAIL_ADDRESS    |
|     | 0     | Disable the MFR_RAIL_ADDRESS   |
| 6:0 |       | 7-Bit MFR_RAIL_ADDRESS address |

### MFR\_SETTING (CBh)

One-byte setting command to set the ES5325 operation condition.

| BIT | VALUE | MEANING                                       |
|-----|-------|-----------------------------------------------|
| 7:5 |       | Reserved                                      |
| 4   | 1     | Double the ADC Sampling Rate                  |
| 3   | 1     | Enable Method B Transient Improvement Circuit |
| 2   | 1     | Enable Method A Transient Improvement Circuit |
| 1   | 1     | Program Page1 to DCM                          |
| 0   | 1     | Program Page0 to DCM                          |

### MFR\_SMBALERT\_MASK (CEh)

This command provides a means by which the user can mask the ALERTB signal.

| BIT | VALUE | MEANING                        |
|-----|-------|--------------------------------|
| 7:1 |       | Reserved                       |
| 0   | 1     | Mask the CML to the ALERTB pin |

### MFR\_RESET (CFh)

This command provides a means by which the user can perform a reset of the ES5325 PMBus interface and ADC. Write to this command to reset PMBus interface and ADC to power-on state. Write data is ignored.

## DESIGN EXAMPLE

### GENERAL FEATURES

Figure 8 shows an ES5325 typical design. The typical input voltage is 12V, output is 5V and output current is 20A.

The output is set by:

$$V_{OUT} = 0.5V \cdot \frac{60.4k\Omega + R_{FB}}{R_{FB}} = 0.5V \cdot \frac{60.4k\Omega + 6.65k\Omega}{6.65k\Omega} \approx 5V$$

For peak current mode control application, the typical inductor current ripple is between 30% and 50% of the maximum output current. The inductor value can be calculated if 50% is chosen as:

$$\begin{aligned} L &= \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{V_{IN} \cdot F_s \cdot 0.5 \cdot I_{OUT}} \\ &= \frac{5V \cdot (12V - 5V)}{12V \cdot 600kHz \cdot 0.5 \cdot 20A} \\ &\approx 490nH \end{aligned}$$

Recommended choose 470nH (0.67mΩ DCR) Würth 744355147.

A 4.7μF capacitor is connected to the V<sub>INT</sub> pin to stabilize the V<sub>INT</sub> output. SS pin has 0.1μF capacitor for external soft-start purpose. There is 0.1μF capacitor between BOOST and PHASE pins to store the energy to turn on the top Power MOSFET.

## TYPICAL APPLICATIONS




Figure 8 Typical 8V to 12V Input, 5V at 20A Output Design




Figure 9 8V to 17V Intermediate Bus Input, 2-Phase Parallel 5V Output at 40A Design







Figure 10 8V to 17V Input, 5V Output 10mV Pressure Regulatic Design



PACKAGE MATERIAL (TRAY)



|           |                |
|-----------|----------------|
| PART NO.  | PMT 0030       |
| TRAY TYPE | 5 × 6 × 1.45mm |
| QTY       | 490ea/Pcs      |
| UNIT SIZE | mm             |

Technical drawing of a 4-pin connector. The drawing includes a top view, a side view, and a cross-sectional view.

**Top View Dimensions:**

- Overall width:  $16.00 \pm 0.30$
- Pin pitch:  $8.00 \pm 0.10$
- Pin diameter:  $\Phi 1.50^{+0.10}_{-0.00}$
- Pin spacing from center:  $4.00 \pm 0.10$  and  $2.00 \pm 0.10$
- Pin 1 location: PIN 1

**Side View Dimensions:**

- Overall height:  $16.4^{+2.0}_{-0.0}$
- Pin height:  $16.4^{+1.0}_{-0.0}$
- Pin diameter:  $\Phi 1.50^{+0.10}_{-0.00}$
- Pin spacing from center:  $4.00 \pm 0.10$  and  $2.00 \pm 0.10$
- Pin 1 location: PIN 1

**Cross-sectional View Dimensions:**

- Overall width:  $16.4^{+2.0}_{-0.0}$
- Pin height:  $16.4^{+1.0}_{-0.0}$
- Pin diameter:  $\Phi 1.50^{+0.10}_{-0.00}$
- Pin spacing from center:  $4.00 \pm 0.10$  and  $2.00 \pm 0.10$
- Pin 1 location: PIN 1

**Bottom View Dimensions:**

- Overall diameter:  $\Phi 330 \pm 2$
- Pin diameter:  $\Phi 100 \pm 2.0$
- Pin spacing from center:  $4.00 \pm 0.10$  and  $2.00 \pm 0.10$
- Pin 1 location: PIN 1

**Top View Details:**

- Pin 1 location: PIN 1
- Pin diameter:  $\Phi 1.50^{+0.10}_{-0.00}$
- Pin spacing from center:  $4.00 \pm 0.10$  and  $2.00 \pm 0.10$
- Pin 1 location: PIN 1

**Side View Details:**

- Pin height:  $16.4^{+1.0}_{-0.0}$
- Pin diameter:  $\Phi 1.50^{+0.10}_{-0.00}$
- Pin spacing from center:  $4.00 \pm 0.10$  and  $2.00 \pm 0.10$
- Pin 1 location: PIN 1

**Cross-sectional View Details:**

- Overall width:  $16.4^{+2.0}_{-0.0}$
- Pin height:  $16.4^{+1.0}_{-0.0}$
- Pin diameter:  $\Phi 1.50^{+0.10}_{-0.00}$
- Pin spacing from center:  $4.00 \pm 0.10$  and  $2.00 \pm 0.10$
- Pin 1 location: PIN 1

**Bottom View Details:**

- Overall diameter:  $\Phi 330 \pm 2$
- Pin diameter:  $\Phi 100 \pm 2.0$
- Pin spacing from center:  $4.00 \pm 0.10$  and  $2.00 \pm 0.10$
- Pin 1 location: PIN 1

1. Unit Size: mm
2. SPQ: 3000 PCS